For the complete documentation index, see llms.txt. Markdown versions of all pages are available by appending .md to any URL (e.g. /max/get-started.md).
Mojo struct
OutputRegisterBufferRDNA
struct OutputRegisterBufferRDNA[dtype: DType, num_m_mmas: Int, num_n_mmas: Int]
Output accumulator register buffer. Layout is (num_n_mmas * num_m_mmas, RDNA_CD_FRAG_SIZE) row_major — one row per MMA tile, one column per per-lane C/D register.
Fields
- reg_tile (
OutputRegisterBufferRDNA[dtype, num_m_mmas, num_n_mmas].RegisterTileType):
Implemented traits
comptime members
output_frag_size
comptime output_frag_size = RDNA_CD_FRAG_SIZE
reg_dtype
comptime reg_dtype = dtype
reg_tile_layout
comptime reg_tile_layout = row_major[(num_n_mmas * num_m_mmas), Int(8)]()
RegisterTileType
comptime RegisterTileType = TileTensor[dtype, Layout[*?, *?], MutAnyOrigin, address_space=AddressSpace.LOCAL]
Methods
__init__
def __init__(out self)
get_dtype
zero
def zero(self)
get_reg_tile
def get_reg_tile[stage: Int = Int(0)](self) -> Self.RegisterTileType
Returns:
Self.RegisterTileType
Was this page helpful?
Thank you! We'll create more content like this.
Thank you for helping us improve!